

1 Constructive Separations from Gate Elimination

2 Marco Carmosino ✉ 

3 MIT-IBM Watson AI Lab, Cambridge, MA, USA

4 Ngu Dang ✉ 

5 Boston University, Boston, MA, USA

6 Tim Jackman ✉ 

7 Boston University, Boston, MA, USA

8 Abstract

9 Gate elimination is the primary technique for proving explicit lower bounds against general Boolean
10 circuits, including Li and Yang’s state-of-the-art $3.1n - o(n)$ bound for affine dispersers (STOC
11 2022). Every circuit lower bound is implicitly existential: every circuit that is too small to compute
12 f must err on some input. This raises a natural question: are these lower bounds *constructive*?
13 That is, can we efficiently produce such errors? Chen, Jin, Santhanam, and Williams showed that
14 constructivity plays a central role in many longstanding open problems in complexity theory, and
15 explicitly raised the question of which circuit lower bound techniques can be made constructive
16 (FOCS 2021).

17 We show that a variety of gate elimination arguments yield refuters – efficient algorithms that,
18 when given a circuit that is too small to compute a function f , produce an input on which the
19 circuit errs. Our results range from elementary lower bounds for XOR and the multiplexer to more
20 sophisticated arguments for affine dispersers. Underlying these results is a shift in perspective:
21 gate elimination arguments *are* algorithms. Each step either simplifies the circuit or reveals a
22 violation of some structural or functional property, from which, with a little additional work, explicit
23 counterexamples can be extracted.

24 We further strengthen the XOR result to handle circuits that *match* the lower bound: given
25 any DeMorgan circuit of size $3(n - 1)$ that fails to compute XOR_n , we can efficiently produce
26 a counterexample. While refuters follow from the gate elimination arguments themselves, this
27 refinement requires a complete characterization of the set of optimal circuits computing XOR – a
28 requirement rarely met by other explicit functions.

29 **2012 ACM Subject Classification** Theory of computation → Circuit complexity

30 **Keywords and phrases** Circuit Complexity, Constructivity

31 **Digital Object Identifier** 10.4230/LIPIcs.CVIT.2016.23

32 **Supplementary Material**



© Marco Carmosino, Ngu Dang, and Tim Jackman;
licensed under Creative Commons License CC-BY 4.0

42nd Conference on Very Important Topics (CVIT 2016).

Editors: John Q. Open and Joan R. Access; Article No. 23; pp. 23:1–23:23



Leibniz International Proceedings in Informatics

LIPICs Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany

1 Introduction

One of the most important open problems in complexity theory is to characterize the functions computed by polynomial-size Boolean circuits. By a straightforward counting argument, most functions require huge circuits of size roughly $2^n/n^2$. But, after decades of research, it remains open to identify an *explicit* Boolean function (in P or even NP) that requires even *super-linear* circuit size.

The state of the art is a $3.1n - o(n)$ lower bound for *affine dispersers* (which can be computed in P), proved by Li and Yang in 2021 [12]. They used *gate elimination*, the best known technique for proving explicit and unconditional lower bounds against general Boolean circuits. Proving a lower bound for f via gate elimination works by setting the inputs of a circuit C to carefully-chosen values and simplifying C until we either (1) derive a contradiction to the assertion “ C computes f ” or (2) shrink a *complexity measure* of C .

Gate elimination has been used to push the research frontier in circuit lower bounds since 1974 [17]. Yet we remain unable to identify an explicit function in NP that requires circuits of size $10n$. Indeed, a certain formalization of gate elimination cannot prove lower bounds better than $5n$ [7]. However, the barrier does not cover every argument by gate elimination, including those that depend on the optimal structure of circuits computing f or rely on special properties of the hard function f to successfully carry out induction.

Gate elimination arguments that evade this barrier have been used to obtain breakthrough circuit lower bounds [2, 6], establish ETH-hardness of the partial Minimum Circuit Size Problem (MCSP*) [9], design algorithms for the XOR-Simple Extension¹ Problem [3], and characterize the set of optimal circuits for a variety of key Boolean functions, including addition [16]. What can be said about this family of arguments, if anything? Towards a better understanding of gate elimination in general, this work shows that selected lower bounds for XOR, the multiplexer, and affine dispersers can be made *constructive*.

The statement “ f does not have size $s(n)$ circuits” is implicitly existential; every circuit that fails to compute f must err on at least one input x . Thus, every circuit lower bound for a specific function f induces a total search problem: given as input a circuit C that is too small (and therefore *must* fail to compute f) print a bitstring on which C and f disagree. Constructive lower bounds play a surprisingly central role in complexity theory [4].

On the one hand, extremely difficult but widely-conjectured separations like $P \neq NP$ are *automatically* constructive if they hold at all. On the other hand, if certain *weak* and *simple* complexity lower bounds like “Palindromes require super-linear time to decide on one-tape Turing machines” can be made even P^{NP} -constructive, then $P \neq NP$! Paraphrasing Chen, Jin, Santhanam and Williams: the intuition that “easy to prove” lower bounds can be made constructive is “wildly inaccurate” [4]. Their work studied complexity separations for uniform classes of algorithms, and concluded by suggesting that “it would be interesting to examine which proof methods for circuit lower bounds can be made constructive”.

Because gate elimination is the best tool we have to prove lower bounds for *unrestricted* Boolean circuits, it is a natural starting point. Furthermore, arguments via gate elimination seem difficult to categorize as “easy” or “hard”. Globally, state-of-the-art lower bounds use deeply nested case analyses and carefully tailored complexity measures. Locally, each individual case of these arguments employs totally elementary manipulation of easily-identified subcircuits. We do not resolve the “proof complexity” of gate elimination here, but are able to show that selected arguments *hide efficient circuit-analysis algorithms*.

¹ The f -Simple Extension Problem was an important part in ETH-hardness of MCSP*.

1.1 Our Results & Contributions

We consider circuit size over two different bases. The *DeMorgan* basis contains binary AND and OR gates and NOT gates. The \mathbb{B}_2 basis contains every binary Boolean function. The *size* of a circuit C is the number of binary gates. Recall that the *multiplexer* (MUX_n , also known as the storage access function) is a Boolean function on $n + 2^n$ bits, where the first n *address bits* determine which of the 2^n *data bits* to output (Definition 10). Towards extracting a constructive separation, in Section 3, we give an elementary proof of

► **Lemma 1.** *Let $N = 2^n$. MUX_n requires DeMorgan-size at least $2N + \log N - 2$ to compute.*

Lemma 1 is not tight; the best *upper bound* for MUX_n is a DeMorgan circuit of size $2N + O(\sqrt{N})$ [11]. Even so, it demonstrates constructivity in gate elimination. We recall the definition of a constructive separation for non-uniform algorithms.

► **Definition 2** (Refuters against circuits [4]). *Let $f : \{0, 1\}^* \rightarrow \{0, 1\}$ be a Boolean function, and let Γ denote a standard complexity class. A Γ -refuter for f against size $s(n)$ circuits is a Γ -algorithm R that, given input 1^n and any circuit C of size strictly less than $s(n)$, prints a string $x \in \{0, 1\}^n$ such that $R(1^n, C) \neq f(x)$ for almost every n . We say there is a Γ -constructive separation of f from size $s(n)$ if there is a Γ -refuter for f against $s(n)$ -size circuits. When $\Gamma = \text{P}$, we drop the prefix and just say refuter and constructive separation.*

Inspecting the proof of Lemma 1, in Section 4.1, we obtain

► **Theorem 3.** *There is a constructive separation of MUX from DeMorgan-size $2N + \log N - 2$.*

The most advanced circuit lower bounds proved via gate elimination are for *affine dispersers*: Boolean functions that are non-constant on every d -dimensional affine subspace of \mathbb{F}_2^n . So we capture their constructivity by introducing the following class of search problems.

► **Definition 4.** *Let $d : \mathbb{N} \rightarrow \mathbb{N}$ be an arbitrary function. An affine refuter for dimension d against size $s(n)$ circuits is a P -algorithm that, given input 1^n and any circuit C of size strictly less than $s(n)$, prints the description of an affine subspace of dimension $d(n)$ on which C is constant.*

Inspecting the elementary proof of $3n - o(n)$ lower bounds for affine dispersers [5], in Section 4.2, we obtain

► **Theorem 5.** *There is an affine refuter for dimension d against \mathbb{B}_2 -size $3n - 4d(n)$.*

► **Corollary 6.** *Fix any explicit affine disperser $f \in \text{P}$ of dimension $o(n)$. There is a P^{NP} -constructive separation of f from circuits of size $3n - o(n)$.*

Denote by XOR_n the sum modulo 2 of n bits. There is a generalization of Schnorr's lower bound that totally characterizes the set of optimal DeMorgan-circuits computing XOR_n [3]. In Section A.1, we first inspect Schnorr's classic argument to obtain

► **Theorem 7.** *There is a constructive separation of XOR from DeMorgan-size $3(n - 1)$.*

But an argument that characterizes the set of optimal circuits should contain more powerful circuit analysis algorithms. Indeed, we refine the refuter for XOR to solve the problem of efficiently *checking* correctness of claimed optimal circuits for XOR . In particular, given a circuit C of size exactly $3(n - 1)$ that purports to compute XOR_n but *does not*, can we efficiently produce bitstrings x such that $C(x) \neq \text{XOR}_n(x)$? Note that this is no longer a total search problem. Even so, the task is feasible. In Section A.3, we obtain

► **Theorem 8.** *Let C be any DeMorgan circuit on n inputs with exactly $3(n - 1)$ binary gates but does not compute XOR_n . There is an efficient and deterministic algorithm that, given input C , prints an n -bit string x such that $C(x) \neq \text{XOR}_n(x)$.*

122 **1.2 Related Work**

123 **Feasible Mathematics and Bounded Arithmetic.** One way to obtain refuters is to prove
 124 complexity separations in *bounded arithmetics*: weak fragments of Peano Arithmetic that
 125 enjoy tight connections to efficient algorithms. In particular, these theories have *efficient*
 126 *witnessing* where proofs of existential statement can be automatically converted into efficient
 127 algorithms that print the objects asserted to exist. Some of the lower bounds for *restricted*
 128 circuit classes, like AC^0 , have been formalized in bounded arithmetic and so have efficient
 129 refuters [14]. To the best of our knowledge, no circuit lower bound via gate elimination has
 130 been formalized in bounded arithmetic.

131 Grosser and Carosino showed that many of the dramatic implications that come from
 132 making simple and weak lower bounds constructive in the *algorithmic* sense still hold (in
 133 slightly weaker forms) when we consider proofs in *weak fragments of Peano Arithmetic* closely
 134 associated with computational complexity classes, like Cook’s PV (which is connected to
 135 deterministic polynomial time) [8].

136 **Lower Bounds for MUX.** An asymptotically tight circuit lower bound for MUX over the
 137 DeMorgan basis is stated by [13], but we cannot locate a published proof. Tight lower bounds
 138 are required to characterize the set of optimal MUX circuits and derive an efficient checker.

139 **Checking.** Our checker for XOR is like a white-box and deterministic version of a *program*
 140 *checker* introduced by Blum and Kannan in the 90s [1]. In particular, a program checker
 141 is a *probabilistic* algorithm that— given a *deterministic* program P , an input instance I —
 142 certifies with high probability whether the output produced by $P(I)$ is correct or instead
 143 declares the program P to be buggy. A central conceptual contribution of this work is the
 144 insight that the structural properties of the underlying problem can be leveraged to make
 145 checking efficient: by querying the program on carefully chosen related instances, one can
 146 test consistency conditions that any correct computation must satisfy.

147 Blum and Kannan provided concrete checkers for some explicit polynomial time com-
 148 putable problems such as sorting, computing the matrix rank, the greatest common divisor,
 149 and for several group-theoretic problems. Our results extends this line of research to the
 150 Boolean circuits’ regime by showing how one can utilize the known characterization of optimal
 151 XOR-circuits to efficiently and *deterministically* check whether a given circuit \mathcal{C} (of size
 152 $3n - 3$) correctly computes XOR_n .

153 **1.3 Proof Techniques**154 **1.3.1 Elementary MUX Lower Bound**

155 Paul’s classical argument for a $2(N - 1) \mathbb{B}_2$ lower bound for MUX_n only restricts individual
 156 *data bits* [15]. As a result, the restricted circuit must still multiplex the remaining data
 157 bits. To ensure that at least two gates are always eliminated, Paul’s substitutes *functions* of
 158 variables, rather than constants, in order to fix \oplus -type gates. As these substitutions may
 159 make certain address bits degenerate in the restricted function, the proof cannot manipulate
 160 the address bits to eliminate more gates. In Section 3 however, we show that the argument
 161 becomes significantly simpler in the DeMorgan basis. In \mathbb{D} , constant substitutions suffice to
 162 eliminate two gates per data bit. After substituting all of the data bits which agree on a
 163 certain address bit a_i , the underlying function is guaranteed to still depend on a_i . We can
 164 therefore substitute a_i to eliminate even more gates. This accounts for an extra $\log N$ factor
 165 in the $2N + \log N - 2$ lower bound established in Lemma 1.

1.3.2 Efficient Refuters

Gate elimination often involves arguments that enough specific simplifications can be applied after certain substitutions. If not, the circuit must violate a structural or functional property of its underlying function. After simplification, the circuit computes a smaller instance of the function (or a smaller instance in the function class) being considered and the lower bound follows inductively.

In Section 4, view proofs via gate elimination as *structured algorithms*. We run the arguments on circuits which *are* small to compute the function by interpreting the case analysis as a branching algorithm. As the circuits do not meet the lower bound, this process *must* either fail at some step or efficiently reduce the circuit to constant size. If the algorithm fails, then we can extract a counterexample from the violated structural or functional property. If the algorithm reaches a constant-size restriction, the refuter can brute force over all remaining inputs and find one on which it errs. The algorithms for MUX and XOR in Sections 4.1 and Appendix A.1 respectively follow this structure exactly and are able to extract counterexamples efficiently. The affine refuter of Section 4.2 also mirrors this structure and produce affine subspaces on which the circuits are constant.

1.3.3 Efficient Optimal XOR-circuits Checker

While gate elimination arguments naturally extend to refuters they do not as readily produce checkers – algorithms which find errors for incorrect circuits whose size *meets* the lower bound. Generally, the issue with naively running a refuter as checker is that a “successful” substitution by the checker (i.e., one that succeeds at reducing the complexity of the circuit by the minimal amount) may produce a circuit which *does* correctly compute the corresponding restricted function. The original circuit may have only erred on inputs where the variable was set according to a different value and therefore a checker will then never be able to find an error.

In Section A, we show that it is sometimes possible to circumvent this by extending a refuter for XOR into a checker. To do so, we efficiently *detect* when the reduced circuit is correct, so that the algorithm can instead make the opposite constant substitution. We leverage the characterization of optimal DeMorgan XOR circuits as binary trees of XOR_2 and $\neg\text{XOR}_2$ widgets from [3]. As the converse of this theorem also holds (i.e., binary trees of XOR_2 and $\neg\text{XOR}_2$ widgets compute XOR (or $\neg\text{XOR}$)), the checker (Algorithm 4) can detect whether the simplified circuit computes XOR in polynomial time and backtrack one step if necessary. Afterwards, all that is required is to argue that the opposite substitution also eliminates enough gates or otherwise violates some property of XOR.

1.4 Future Directions

These constructivity results for XOR, MUX, and an *elementary* argument about affine dispersers immediately raise further questions: what about state-of-the-art circuit lower bounds? Do the more sophisticated complexity measures impede refutation by efficient algorithms? Are there dramatic consequences of making those arguments constructive? We also ask whether our refuter for MUX and the affine refuter can be extended to a checker and improved to a constructive separation respectively. Are there any consequences if there constructive separations of affine functions f of dimension d from size $3n - 4d(n)$?

Finally, it would be interesting to determine if gate elimination can be formalized in bounded arithmetic. This would establish that not only is the refuter efficient, but also that the proof of correctness for the refuter is feasible. We conjecture that all the arguments from

211 this paper can be formalized in PV, which seems to contain enough linear algebra to argue
 212 about affine dispersers.

213 **2 Preliminaries**

214 **2.1 General Notation**

215 We write $[n]$ to represent the set $\{1, 2, \dots, n\}$. We write addition modulo 2 over the field
 216 $\mathbb{F}_2 = \{0, 1\}$ explicitly using \oplus . Vectors are written with an arrow e.g., $\vec{v} \in \mathbb{F}_2^n$, and addition
 217 between vectors $\vec{v} + \vec{u}$ denotes component-wise addition modulo 2. We write \vec{e}_i for the i^{th}
 218 standard basis vector, i.e, the vector whose i -th coordinate is 1 and whose other coordinates
 219 are 0. The all zero vector is $\vec{0}$, the $n \times n$ identity matrix is \mathbf{I}_n , and the $n \times n$ all-zeroes matrix
 220 is $\mathbf{0}_n$. For a set $I \subseteq [n]$, we write $\mathbb{1}_I \in \mathbb{F}_2^{1 \times n}$ for the row indicator vector of I , i.e., the row
 221 vector whose i -th coordinate is 1 if and only if $i \in I$.

222 **2.2 Boolean Circuits**

223 We assume familiarity with the basics of Boolean circuit complexity; see [10] for a standard
 224 reference. We consider unrestricted circuits over the *DeMorgan* basis, $\mathbb{D} = \{\wedge, \vee, \neg\}$, and
 225 the \mathbb{B}_2 basis consisting of all Boolean functions of fan-in at most 2. As in [5], we divide the
 226 16 binary Boolean functions $f(x, y)$ of \mathbb{B}_2 into three categories: six degenerate functions (i.e.,
 227 $0, 1, x, \neg x, y, \neg y$), eight \wedge -type (i.e., $x \wedge y, \neg x \wedge y, \dots, \neg(\neg x \wedge \neg y)$), and two \oplus -type (i.e.,
 228 $x \oplus y$ and $\neg(x \oplus y)$). Observe that an optimal circuit computing a function over \mathbb{B}_2 never
 229 contains degenerate gates unless they're computing the degenerate functions themselves.


230 The size of a circuit \mathcal{C} , denoted $\sigma(\mathcal{C})$, is the number of binary gates in \mathcal{C} . We denote by
 231 $\eta(\mathcal{C})$ the number of input variables in \mathcal{C} whose fanout is at least one. The circuit complexity
 232 of a function $f : \mathbb{F}_2^n \rightarrow \mathbb{F}_2$ over a basis \mathbb{B} , denoted $\text{CC}_{\mathbb{B}}$, is the minimum size of any \mathbb{B} -circuit
 233 computing f . When working with circuits over the DeMorgan basis, we will often write $(\neg)\alpha$
 234 to refer to either a binary gate α or a \neg gate reading α .

235 **2.3 Gate Elimination**


236 Lower bounds for general Boolean circuits use the *gate elimination* method: first, fix some
 237 inputs to some value, then repeatedly simplify the resulting circuit. Simple proofs via gate
 238 elimination substitute constants and then simplify according to basic Boolean identities.
 239 Each simplification either replaces a gate by a constant or merges it into one of its inputs.
 240 We categorize these identities into the following three types:

- 241 ■ *Fixing* rules: directly turn a gate into the constant 0 or 1 (e.g. $0 \wedge \gamma \rightarrow 0$).
- 242 ■ *Passing* rules: replace a gate by one of its inputs (e.g. $1 \wedge \gamma \rightarrow \gamma$), letting that input
 243 inherit the outgoing wires of the gate.
- 244 ■ *Trivial simplifications*: eliminate a literal and its negation (e.g. $\gamma \wedge \neg\gamma \rightarrow 0$) or remove
 245 duplicate inputs (e.g. $\gamma \wedge \gamma \rightarrow \gamma$) and double negations.

246 We apply these simplifications repeatedly until we can no longer. We call such a circuit,
 247 in which no further identities can be applied, *normalized* or *in normal form*. Note that when
 248 working in \mathbb{B}_2 , no single constant substitution can fix an \oplus -type gate. Hence, more advanced
 249 gate elimination arguments substitute functions. Examples of these substitutions are given in
 250 Figure 1. While simplifying, gate elimination arguments track certain complexity measures;
 251 basic arguments simply track circuit size, thereby concluding that the original circuit had at



(a) A constant substitution and accompanying passing rule



(b) A linear substitution and accompanying fixing rule

Figure 1 Two examples of simplifications in \mathbb{D} and \mathbb{B}_2 . In (a), x_i is substituted for a constant which simplifies \wedge , passing its out wires to x_j . In (b), x_j is substituted with the linear equation $x_j \leftarrow x_i \oplus 0$. The top \oplus gate therefore computes $x_i \oplus (x_i \oplus 0) = 0$ and thus becomes fixed.

252 least as many gates as were removed. More advanced gate elimination arguments, like [5],
 253 track additional quantities, such as $\eta(\mathcal{C})$.

254 2.4 Specific Functions and Function Classes

255 We consider the following functions and function class.

256 **Definition 9 (XOR).** For $\vec{x} \in \mathbb{F}_2^n$, we define the XOR function on n bits (XOR_n) as
 257 $\text{XOR}_n(\vec{x}) = \bigoplus_{i \in [n]} x_i$. For a set $I \subseteq [n]$, we define $\text{XOR}_I(\vec{x}) = \bigoplus_{i \in I} x_i$.

258 We use $(\neg)\text{XOR}$ to denote the XOR function itself or its negation $\neg\text{XOR}$.

259 **Definition 10 (MUX).** We define the multiplexer $\text{MUX}_n : \mathbb{F}_2^n \times \mathbb{F}_2^{2^n} \rightarrow \mathbb{F}_2$ as follows. For
 260 all (\vec{a}, \vec{x}) where $\vec{a} \in \mathbb{F}_2^n, \vec{x} \in \mathbb{F}_2^{2^n}$, we have $\text{MUX}_n(\vec{a}, \vec{x}) = \vec{x}_{(\vec{a})}$, where $\vec{x}_{(\vec{a})}$ where (\vec{a}) is \vec{a}
 261 interpreted as a base-2 number plus 1, i.e., the $((\vec{a}) + 1)$ -th bit of \vec{x} .

262 **Definition 11 (Affine Subspace and Dispersers).** A set $S \subseteq \mathbb{F}_2^n$ is an affine subspace of
 263 dimension d if there exists a full column rank matrix $A \in \mathbb{F}_2^{n \times d}$ and vector $\vec{a} \in \mathbb{F}_2^d$ such that
 264 $S = \{A\vec{x} + \vec{a} \mid \vec{x} \in \mathbb{F}_2^d\}$. A function $f : \mathbb{F}_2^n \rightarrow \mathbb{F}_2$ is an affine disperser of dimension d if f is
 265 not constant on any affine subspace of dimension at least d .

266 3 An Elementary Lower Bound for MUX

267 Paul's $2N - 2$ lower bound for MUX_n in the \mathbb{B}_2 basis [15] propagates to the DeMorgan basis.
 268 However, in the DeMorgan basis, the argument becomes simpler (and tighter) as constant
 269 substitutions suffice to restrict data bits and therefore the argument can take advantage of
 270 address bits. Substituting for an address bit makes half of the data bits irrelevant, allowing
 271 us to substitute irrelevant data bits to eliminate as many gates as possible.

272 To streamline the proof of correctness for our refuter (Theorem 13), we present the proof
 273 of Theorem 12 in a labeled, case-based format. The structure of the proof aligns closely with
 274 the structure of the refuter; labeling allows us to reference corresponding steps of the proof

275 when analyzing the refuter. Cases will correspond to branches of our program. When Cases
276 are proofs by contradiction, we label their conclusion as Assertions.

277 ► **Theorem 12.** *In the DeMorgan basis, $\text{CC}(\text{MUX}_n) \geq 2N + \log N - 2$ where $N = 2^n$.*

278 **Proof.** We will show that $\text{CC}_{\mathbb{D}}(\text{MUX}_n) \geq 2 \cdot 2^n + n - 2$. We exploit the following observation
279 about MUX_n : restricting a_1 removes dependence on the half of the data bits. Hence, we can
280 restrict those degenerate data bits to remove as many possible gates as possible. Afterwards,
281 by downward self-reducibility, the circuit is a multiplexer on the remaining data bits and we
282 can apply induction.

283 **Base Case.** Observe that MUX_1 requires at least $3 = 2 \cdot 2^1 + 1 - 2$ costly gates. MUX_1
284 depends on all of its inputs: a_1, x_1, x_2 and thus there are at least two binary gates which
285 read them. Furthermore, none of these inputs can feed the output as otherwise, substituting
286 them to fix the output makes the circuit constant, but $\text{MUX}_1|_{v \leftarrow b}$ is not constant for any
287 variable v and constant b . Therefore there must be at least one more gate which reads the
288 gates that read a_1, x_1, x_2 .

289 **Inductive Case.** Let \mathcal{C} be a circuit computing MUX_n for $n > 1$. Let $D = \{x_i \mid i > 2^{n-1}\}$,
290 i.e., the data inputs whose first address bit is 1. We will find a substitution for each x_i in D
291 (i.e., exactly half of the data inputs of \mathcal{C}) so that two binary gates are eliminated.

292 **Loop over D .** Fix $x_i \in D$. We will substitute for x_i to eliminate at least 2 binary gates.

293 **Case 1: Data degeneracy.** Suppose \mathcal{C} does not read x_i . Then, \mathcal{C} does not depend on x_i
294 while MUX_n does. Hence, \mathcal{C} cannot compute MUX_n .

295 **Assertion 1.** \mathcal{C} reads $x_i \in D$ at least once.

296 **Work: Capture Minimal Gate.** Let α_i be any gate reading x_i .

297 **Case 2: Short-Circuit at α_i .** Suppose $(\neg)\alpha_i$ is the output gate. Setting $x_i \leftarrow b$ which
298 eliminates α_i via a fixing rule makes the circuit constant. However, MUX , restricted
299 with any set of substitutions to D is not constant (as the complement of D is not
300 empty, and those data bits could be selected by the address).

301 **Assertion 2.** The output of the circuit is not $(\neg)\alpha_i$.

302 **Work: Eliminate Gates via Data Bit Restrictions.** Let β_i be another binary gate read-
303 ing α_i . Setting x_i to fix α_i eliminates at least α_i and β_i . Since $|D| = 2^{n-1}$, processing
304 all data bits in D eliminates at least $2 \cdot 2^{n-1} = 2^n$ gates.

305 **Case 3: Address degeneracy.** After substituting all 2^{n-1} variables in D , suppose that the
306 resulting circuit does not read a_1 . Then the circuit output is independent of a_1 , whereas
307 the restricted multiplexer still depends on a_1 . In particular, it determines whether the
308 selected data bit lies in the free lower or fixed upper half. Hence, \mathcal{C} cannot compute
309 MUX_n .

310 **Assertion 3.** After substitutions of the data variables in D , the circuit reads a_1 at least once.

311 **Work: Eliminate One More Gate.** Substitute $a_1 \leftarrow 0$ and simplify. The resulting circuit
312 has lost at least one more binary gate.

313 **Inductive Hypothesis.** The simplified circuit now is a multiplexer on the remaining 2^{n-1}
314 inputs which are addressed by $\{a_2, \dots, a_n\}$. Thus, we obtain

$$\begin{aligned}
 315 \quad \sigma(\mathcal{C}) &\geq \sigma(\text{MUX}_{n-1}) + 2 \cdot 2^{n-1} + 1 \\
 316 &\geq (2 \cdot 2^{n-1} + (n-1) - 2) + 2 \cdot 2^{n-1} + 1 \\
 317 &= 2 \cdot 2^n + n - 2 \\
 318 &= 2N + \log N - 2. \quad \blacktriangleleft
 \end{aligned}$$

■ **Algorithm 1** Refuter for MUX_n for circuits of size less than $2N + \log N - 2$

Input: \mathcal{C} is a normalized circuit, $m \in [n]$, $\vec{d} \in \mathbb{F}_2^N$ such that $\mu(\mathcal{C}) < 2 \cdot 2^m + m - 2$ and \mathcal{C} only reads from $\{a_{n-m+1}, \dots, a_n\}$ and $\{x_i \mid \forall i \in [n], i < 2^m\}$

Output: $\vec{w}^A \in \mathbb{F}_2^{\log N}$, $\vec{w}^X \in \mathbb{F}_2^N$ such that $\mathcal{C}(\vec{w}^A, \vec{w}^X) \neq \vec{w}_{\text{INT}(\vec{w}^A)}^X$ and $\forall i \geq m, \vec{w}_i^A = 0$ and $\vec{w}_j^X = \vec{d}_j$ for all $j > 2^m$

```

1: procedure MUX-REFUTER( $\mathcal{C}, m, \vec{d}$ )
2:   if  $m = 1$  then
3:     ▷ Base Case:  $\mathcal{C}$  errs on at least one of these 4 assignments as it is too small ◁
4:     compute  $\mathcal{C}$  on  $(\text{BIN}(1), \vec{d}^X), (\text{BIN}(1), \vec{d}^X + \vec{e}_1), (\text{BIN}(2), \vec{d}^X)$ , and  $(\text{BIN}(2), \vec{d}^X + \vec{e}_2)$ 
5:     return an input on which  $\mathcal{C}$  does not agree with MUX
6:    $D \leftarrow \{x_i \mid 2^{m-1} < i \leq 2^m\}$ 
7:   for each  $x_i \in D$  do
8:     if  $\mathcal{C}$  does not read  $x_i$  then
9:       ▷ Case 1:  $\mathcal{C}$  is degenerate with respect to  $x_i$  but the restricted MUX is not ◁
10:      compute  $\mathcal{C}$  on  $(\text{BIN}(i), \vec{d})$  and  $(\text{BIN}(i), \vec{d} + \vec{e}_i)$ 
11:      return whichever input  $\mathcal{C}$  does not agree with MUX on
12:      $\alpha \leftarrow$  topological minimal gate reading  $x_i$ 
13:      $\vec{d}_i \leftarrow$  constant whose substitution for  $x_i$  fixes  $\alpha$ 
14:     if  $(\neg)\alpha$  is the output gate of  $\mathcal{C}$  then
15:       ▷ Case 2: The restricted circuit with  $x_i \leftarrow \vec{d}_i$  is constant but MUX is not ◁
16:       compute  $\mathcal{C}$  on  $(\text{BIN}(2^{m-1}), \vec{d})$  and  $(\text{BIN}(2^{m-1}), \vec{d} + \vec{e}_{2^{m-1}})$ 
17:       return whichever input  $\mathcal{C}$  does not agree with MUX on
18:      $\mathcal{C} \leftarrow \mathcal{C}$  with  $\vec{d}_i$  substituted for  $x_i$  and then simplified
19:     if  $\mathcal{C}$  does not read  $a_{n-m+1}$  then
20:       ▷ Case 3:  $\mathcal{C}$  is degenerate with respect to  $a_{n-m+1}$  after setting all  $x \in D$  ◁
21:        $d_1 \leftarrow d_{2^{m-1}+1} + 1$ 
22:       compute  $\mathcal{C}$  on  $(\text{BIN}(1), \vec{d})$  and  $(\text{BIN}(2^{m-1} + 1), \vec{d})$ 
23:       return whichever input  $\mathcal{C}$  does not agree with MUX on
24:      $\mathcal{C} \leftarrow \mathcal{C}$  with  $a_{n-m+1}$  substituted by 0 and simplified
25:   return MUX-REFUTER( $\mathcal{C}, m - 1, \vec{d}$ )

```

319 4 Efficient Refuters from Gate Elimination

320 4.1 A Refuter for MUX

321 We now show that our elementary lower bound for MUX is constructive by exhibiting an
322 efficient refuter against circuits that violate our lower bound (Algorithm 1).

323 ► **Theorem 13.** *Let \mathcal{C} be a DeMorgan circuit on $n + N$ inputs, where $N = 2^n$, with size
324 $s < 2N + \log N - 2$ that claims compute MUX_n . We can construct an input (α, ρ) with
325 $\alpha \in \{0, 1\}^n$, $\rho \in \{0, 1\}^N$, and $N = 2^n$, such that $\mathcal{C}(\alpha, \rho) \neq \text{MUX}_n(\alpha, \rho)$ in polynomial time
326 with respect to N .*

327 **Proof.** To begin, we clarify the notation used in the algorithm and its inputs. The procedure
328 $\text{MUX-REFUTER}(\mathcal{C}, m, \vec{d})$ operates on a restricted instance of the multiplexer where the
329 least significant m address bits remain unfixed. Concretely, the live address variables are
330 $\{a_{n-m+1}, \dots, a_n\}$, while the remaining address bits have already been fixed to 0. The
331 vector $\vec{d} \in \mathbb{F}_2^N$ represents an assignment to the data inputs, where the entries \vec{d}_i for $i \leq 2^m$

332 correspond to the currently live data inputs, while entries for $i > 2^m$ are fixed and will not
 333 be modified by the algorithm.

334 For an index $i \in [2^m]$, $\text{BIN}(i)$ denotes the binary encoding of i on the m live address bits,
 335 i.e., the assignment to $\{a_{n-m+1}, \dots, a_n\}$ that selects the i -th live data input. Conversely, for
 336 an address vector \vec{w}^A , $\text{INT}(\vec{w}^A)$ denotes the integer index selected by that address, so that
 337 the multiplexer outputs the data bit $\vec{w}_{\text{INT}(\vec{w}^A)}^X$. For any $i \leq 2^m$, we have $\text{MUX}(\text{BIN}(i), \vec{d}) = \vec{d}_i$.

338 We argue that Algorithm 1 correctly outputs an error by induction on $m \in [n]$, the number
 339 of current unfixed address bits. In the base case, when $m = 1$, the algorithm brute forces
 340 over the four relevant assignments and returns one on which \mathcal{C} disagrees with MUX. This is
 341 correct by the **Base Case** of Theorem 12, since any circuit with fewer than $2 \cdot 2^1 + 1 - 2 = 3$
 342 costly gates cannot compute MUX_1 . For the inductive case, fix some $1 < m \leq n$ and assume
 343 that MUX-REFUTER correctly outputs an error on all inputs corresponding to addresses
 344 of length $m - 1$. Let $D = \{x_i \mid 2^{m-1} < i \leq 2^m\}$. The subsequent branches of the algorithm
 345 correspond to the cases identified in the proof of Theorem 12. If the algorithm does not enter
 346 one of these branches, the corresponding assertions from the lower bound proof hold for \mathcal{C} .

347 **Branch at step 8** corresponds to Case 1 of Theorem 12. Suppose the algorithm finds some
 348 $x_i \in D$ that \mathcal{C} does not read. The circuit \mathcal{C} does not depend on x_i , but the current
 349 restricted multiplexer does. The algorithm considers the two inputs $(\text{BIN}(i), \vec{d})$ and
 350 $(\text{BIN}(i), \vec{d} + \vec{e}_i)$. The circuit outputs the same value on both, while MUX and is not. Hence
 351 one of them is an error, and the algorithm returns it.

352 **Branch at step 14** corresponds to Case 2 of Theorem 12. The algorithm chose the topological
 353 minimal gate α reading x_i and found that $(-)\alpha$ is the output gate. After setting x_i to a
 354 value that fixes α , the restricted circuit becomes constant, while the restricted multiplexer
 355 is not. The algorithm considers inputs that differ on a data bit still relevant to the
 356 multiplexer and returns the one on which \mathcal{C} disagrees with MUX.

357 **Branch at step 19** corresponds to Case 3 of Theorem 12. Suppose that, after all variables
 358 in D have been processed, the algorithm finds that \mathcal{C} does not read a_{n-m+1} . The circuit
 359 is independent of a_{n-m+1} , but the restricted multiplexer still depends on this bit, since it
 360 decides whether the selected data input lies in the lower or upper half. The addresses
 361 $\text{BIN}(1)$ and $\text{BIN}(2^{m-1} + 1)$ differ only in a_{n-m+1} , so \mathcal{C} outputs the same value on them.
 362 The algorithm sets $\vec{d}_1 = \vec{d}_{2^{m-1}+1} + 1$, forcing MUX to evaluate differently on these two
 363 addresses. Thus one of the two must be a valid error.

364 Otherwise, the algorithm follows the recursive reduction from the **Inductive Hypothesis**
 365 of Theorem 12. Since the preceding branches were not entered, Assertions 1–3 from the
 366 lower bound proof hold. Thus each substitution for $x_i \in D$ eliminates at least two gates, and
 367 substituting $a_{n-m+1} \leftarrow 0$ eliminates at least one additional gate. Therefore the circuit \mathcal{C}'
 368 passed to the recursive call satisfies

$$369 \quad \mu(\mathcal{C}') < (2 \cdot 2^m + m - 2) - (2^m + 1) = 2 \cdot 2^{m-1} + (m - 1) - 2.$$

370 Moreover, after setting $a_{n-m+1} \leftarrow 0$, the remaining function is the restricted multiplexer
 371 on the remaining $m - 1$ live address bits and 2^{m-1} live data bits. Hence, the recursive call
 372 is valid. By the induction hypothesis, it returns an input on which the simplified circuit
 373 errs. Since the error only differs on active bits, the same input is also an error for the
 374 current circuit \mathcal{C} . Thus, Algorithm 1 correctly returns a valid witness (\vec{w}^A, \vec{w}^X) such that
 375 $\mathcal{C}(\vec{w}^A, \vec{w}^X) \neq \vec{w}_{\text{INT}(\vec{w}^A)}^X$ for all $m \in [n]$ by the principle of mathematical induction as desired.

376 Finally, each recursive level performs only polynomial-time operations: checking whether
 377 a variable is read, finding a topological minimal gate, evaluating the circuit on a constant

378 number of inputs, substituting, and simplifying. The recursion depth is at most $n = \log N$,
 379 so the total running time is polynomial in N . ◀

380 4.2 An Affine Refuter for Dimension d

381 The \mathbb{B}_2 $3n - o(n)$ lower bound of [5] for affine dispersers is constructive. For any $d : \mathbb{N} \rightarrow \mathbb{N}$,

382 ▶ **Theorem 14.** *There is an affine refuter for dimension d against \mathbb{B}_2 $3n - 4d(n)$ size circuits.*

383 This demonstrates that even gate elimination arguments which use (1) complex measures
 384 other than circuit size and (2) substitutions other than simple constant substitutions are
 385 constructive. To show this, we prove a stronger property: given any affine space of high
 386 enough dimension, we can find a subset of that space on which the circuit is constant. Recall
 387 from [5] that $\mu(\mathcal{C}) = \sigma(\mathcal{C}) + \eta(\mathcal{C})$. We will abuse notation and write d rather than $d(n)$.

388 ▶ **Lemma 15.** *Fix $d : \mathbb{N} \rightarrow \mathbb{N}$. Let $A \in \mathbb{F}_2^{n \times d'}$ and $\vec{a} \in \mathbb{F}_2^{d'}$ define an affine space $S = \{A\vec{y} + \vec{a}\}$
 389 of dimension $d' > d$. For any circuit \mathcal{C} such that $\mu(\mathcal{C}) < 4(d' - d)$, Algorithm 2 outputs
 390 $\{Wx + \vec{w}\} \subseteq S$ of dimension at least d on which \mathcal{C} is constant in polynomial times.*

391 To obtain an affine refuter, simply run Algorithm 2 with $A = \mathbf{I}_n$ and $\vec{a} = \vec{0}$. Algorithm 2
 392 outputs an affine subspace of \mathbb{F}_2^n of degree at least d on which \mathcal{C} is constant. The algorithm
 393 mirrors the proof of the following theorem from [5].

394 ▶ **Theorem 16** (from [5]). *Let $f : \{0, 1\}^n \rightarrow \{0, 1\}$ be an affine disperser of dimension d and
 395 S be a affine space of dimension $d' > d$. If \mathcal{C} computes f on S then $\mu(\mathcal{C}) \geq 4(d' - d)$.*

396 We begin by labeling proof of this theorem the proof as in the proof of Lemma 1.

397 **Proof of Theorem 16 from [5].** Let \mathcal{C} be a circuit computing f on an affine space $S =$
 398 $\{A\vec{y} + \vec{a}\}$ of dimension at least d . If the dimension is exactly d then the lower bound trivially
 399 holds. Otherwise we proceed by induction on the dimension of S . Fix $d' \geq d + 1$.

400 **Case 1: Computes (\neg) XOR.** Suppose for the sake of contradiction, \mathcal{C} only contains fanout
 401 $1 \oplus$ -type gates. Then \mathcal{C} computes $\bigoplus_{i \in I} x_i \oplus b$ for some $I \subset [n]$ and $c \in \{0, 1\}$. However
 402 then \mathcal{C} outputs constant 0 on $S \cap \{\vec{x} \in \mathbb{F}_2^n \mid \bigoplus_{i \in I} x_i = b\}$, an affine subspace whose
 403 dimension is at least $d' - 1 \geq d$

404 **Assertion 1.** \mathcal{C} contains a gate which is not a fanout $1 \oplus$ -type gate.

405 **Work.** Let α be the topologically minimal gate which is not an \oplus -type gate with fanout 1.

406 **Cases over α .** In each case, we find a substitution that reduces μ by at least 4 and the
 407 resulting circuit computes f on an affine space of dimension at least $d' - 1$. Note if it
 408 computes a circuit on computes f on an affine space of dimension at least $d' - 1$, it
 409 computes f on all subsets of that space with dimension exactly $d' - 1$.

410 **Case 2: α is \oplus -type with fanout at least 2.** \mathcal{C} computes compute $\bigoplus_{i \in I} x_i \oplus b$ for some
 411 $I \subseteq [n]$ and $b \in \{0, 1\}$. Substituting $x_j \leftarrow \bigoplus_{i \in I \setminus \{j\}} x_i \oplus b$ for some $j \in I$ fixes α to
 412 output 0 and reduces η by 1. Replacing α by 0, eliminates at least the gates reading α
 413 reducing σ by at least 3. Let \mathcal{C}' be the resulting circuit.

414 **Case 2.1: Reduce Measure.** The circuit \mathcal{C}' satisfies $\mu(\mathcal{C}') \leq \mu(\mathcal{C}) - 4$ and \mathcal{C}' computes
 415 f on $S \cap \{\vec{x} \in \mathbb{F}_2^n \mid \bigoplus_{i \in I} x_i = b\}$, an affine space of dimension at least $d' - 1$.

416 **Case 3: α is a \wedge -type gate fed by an \oplus -type gate β .** The gate β computes $\bigoplus_{i \in I} x_i \oplus$
 417 c for some I and c . Let b be the value that fixes α . Substituting $x_j \leftarrow \bigoplus_{i \in I \setminus \{j\}} x_i \oplus$
 418 $(b \oplus c)$ fixes β to output b which fixes α . Let \mathcal{C}' be the resulting circuit.

419 **Case 3.1: α is the output.** Suppose for the sake of contradiction α is the output.
 420 The function f would be constant on $S \cap \{\vec{x} \in \mathbb{F}_2^n \mid \bigoplus_{i \in I} x_i = b \oplus c\}$ which is an
 421 affine space of dimension at least d .

422 **Assertion 3.1.** α is not the output.

423 **Case 3.2: Reduce Measure** The substitution eliminates at least 3 gates. $\mu(\mathcal{C}')$ for
 424 the resulting circuit \mathcal{C}' is at least 4 less than $\mu(\mathcal{C})$, and \mathcal{C}' agrees with f on the affine
 425 space $S \cap \{\vec{x} \in \mathbb{F}_2^n \mid \bigoplus_{i \in I} x_i = b \oplus c\}$.

426 **Case 4: α is fed by two variables x_p and x_q** Assume the fanout of x_p is at least x_q .
 427 Let b be the value that fixes α . Substituting $x_p \leftarrow \beta$ and simplifying will produce a
 428 circuit \mathcal{C}' where $\mu(\mathcal{C}') \leq \mu(\mathcal{C}) - 4$. We elide the complete case analysis here, see [5] for
 429 more details. Each subcase (which depends on the fanout of x_p , the fanout of α , and
 430 which specific gates x_p feeds) reduces the complexity by at least four unless α is the
 431 output of the circuit.

432 **Case 4.1 α is the output.** Suppose for the sake of contradiction α is the output. Then
 433 f would be constant on $S \cap \{\vec{x} \in \mathbb{F}_2^n \mid x_p = c\}$

434 **Assertion 4.1** α is not the output of the circuit.

435 **Case 4.2: Reduce Measure** Lastly, \mathcal{C}' computes f on $S \cap \{\vec{x} \in \mathbb{F}_2^n \mid x_p = c\}$, an affine
 436 space of dimension at least $d' - 1$ and $\mu(\mathcal{C}') \leq \mu(\mathcal{C}) - 4$.

437 **Case 5: Invoke Inductive Hypothesis** Each case resolves by reducing μ by at least 4 and
 438 the simplified \mathcal{C}' computes f on an affine subspace of dimension $d' - 1 \geq d$. By induction,
 439 $\mu(\mathcal{C}) \geq \mu(\mathcal{C}') + 4 \geq 4((d' - 1) - d) = 4(d' - d)$. \blacktriangleleft

440 We now prove that Algorithm 2 correctly outputs an affine subspace of sufficient size on
 441 which its input circuit is constant.

442 **Proof of Lemma 15.** Fix $d : \mathbb{N} \rightarrow \mathbb{N}$. Let $A \in \mathbb{F}_2^{d'}$ and $\vec{a} \in \mathbb{F}_2^{d'}$ define an affine space S of
 443 dimension $d' > d$. Let \mathcal{C} be a circuit where $\mu(\mathcal{C}) < 4(d' - d)$. We will show that Algorithm 2,
 444 `FINDCONSTANTSUBSPACE`(\mathcal{C}, A, \vec{a}), outputs a space S' of dimension $\geq d$ such that $S' \subseteq S$ in
 445 polynomial time with respect to n and \mathcal{C} is constant on S' . `FINDCONSTANTSUBSPACE` uses
 446 four polynomial time subroutines defined in Appendix B. We summarize these in Table 1.

■ **Table 1** The four polynomial subroutines used by `FINDCONSTANTSUBSPACE`

Procedure	Description
PARITYSUPPORT	Given \mathcal{C} with only \oplus -type gates of fanout 1 Returns I, c such that \mathcal{C} computes $\bigoplus_{i \in I} x_i \oplus c$
AFFINEINTERSECT	Given two affine spaces S and S' of dimension d' and $n - 1$ Returns a description of their dimension $\geq d' - 1$ intersection.
CONSTRAINTTOAFFINE	Given (I, c) where $I \subseteq [n]$ and $c \in \{0, 1\}$ Returns the description of the affine space $\{x_i \in \mathbb{F}_2^n \mid \bigoplus_{i \in I} x_i = c\}$
FINDSUBSTITUTION	Given (\mathcal{C}, b) , a circuit with only \oplus -type gates of fanout 1 Returns the substitution $x_j \leftarrow \mathcal{S}$ that makes \mathcal{C} output b

447 It is clear that if the algorithm terminates then the output is a subset of S , as in each
 448 call we only take the *intersection* of affine spaces, which are subsets of our starting space.
 449 We argue that each iteration, if it does not return in branches 2 or 5, reduces $\mu(\mathcal{C})$ by at
 450 least 4 or makes the circuit constant. This follows as the algorithm mirrors the structure of
 451 the proof of theorem 16; subsequent branches correspond to the cases over α .

■ **Algorithm 2** Searches for an affine subspace on which \mathcal{C} is constant

Input: \mathcal{C} is a normalized circuit, $A \in \mathbb{F}_2^{n \times d'}$, $\vec{a} \in \mathbb{F}_2^n$, such that A is full column rank, $d' > d$, and $\mu(\mathcal{C}) < 4(d' - d)$ or $\mu(\mathcal{C}) = 1$.

Output: W, \vec{w} such that \mathcal{C} is constant on $\{W\vec{x} + \vec{w}\} \subseteq \{A\vec{y} + \vec{a}\}$ and $\dim W \geq d$

```

1: procedure FINDCONSTANTSUBSPACE( $\mathcal{C}, A, \vec{a}$ )
2:   if  $\mathcal{C}$  is constant then                                     ▷ Case 3.1 and 4.1
3:     return  $A, \vec{a}$ 
4:   if  $\mathcal{C}$  is a circuit of  $\oplus$ -type gates with fan-out 1 then   ▷ Case 1
5:      $I, c \leftarrow$  PARITYSUPPORT( $\mathcal{C}$ )                           ▷  $\mathcal{C}$  computes  $\bigoplus_{i \in I} x_i \oplus c$ 
6:      $R, \vec{r} \leftarrow$  CONSTRAINTTOAFFINE( $I, c$ )                ▷  $\{Rz + \vec{r}\} = \{x \in \mathbb{F}_2^n \mid \bigoplus_{i \in I} x_i = c\}$ 
7:     return AFFINEINTERSECT( $A, \vec{a}, R, \vec{r}$ )                    ▷  $\mathcal{C}$  is constantly 0 on this intersection
8:    $\alpha \leftarrow$  topologically minimal non-fanout 1  $\oplus$ -type gate of  $\mathcal{C}$ 
9:   if  $\alpha$  is an  $\oplus$ -type gate then                             ▷ Case 2
10:     $\mathcal{P} \leftarrow$  the induced sub-circuit of  $\mathcal{C}$  rooted at  $\alpha$ 
11:     $I, c \leftarrow$  PARITYSUPPORT( $\mathcal{P}$ )                           ▷  $\mathcal{P}$  computes  $\bigoplus_{i \in I} x_i \oplus c$ 
12:     $\mathcal{S}, j \leftarrow$  FINDSUBSTITUTION( $\mathcal{P}, 0$ )                  ▷  $\mathcal{S} = \bigoplus_{i \in I \setminus \{j\}} x_i \oplus c$ 
13:     $\mathcal{C} \leftarrow \mathcal{C}$  where  $x_j$  is substituted with  $\mathcal{S}$ ,  $\alpha$  is replaced by 0, and then simplified
14:     $R, \vec{r} \leftarrow$  CONSTRAINTTOAFFINE( $I, c$ )
15:  else if a  $\oplus$ -type gate  $\beta$  feeds  $\alpha$  then                   ▷ Case 3
16:     $\mathcal{Q} \leftarrow$  induced sub-circuit of  $\mathcal{C}$  rooted at  $\beta$ 
17:     $c' \leftarrow$  the constant value that fixes  $\alpha$ 
18:     $I, c \leftarrow$  PARITYSUPPORT( $\mathcal{Q}$ )                           ▷  $\mathcal{Q}$  computes  $\bigoplus_{i \in I} x_i \oplus c$ 
19:     $\mathcal{S}, j \leftarrow$  FINDSUBSTITUTION( $\mathcal{Q}, c'$ )                 ▷  $\mathcal{S} = \bigoplus_{i \in I \setminus \{j\}} x_i \oplus (c + c')$ 
20:     $\mathcal{C} \leftarrow \mathcal{C}$  where  $x_j$  is substituted with  $\mathcal{S}$ ,  $\beta$  is replaced by  $c'$ , and then simplified
21:     $R, \vec{r} \leftarrow$  CONSTRAINTTOAFFINE( $I, c \oplus c'$ )
22:  else                                                         ▷ Case 4:  $\alpha$  is fed by two variables
23:     $x_j \leftarrow$  the variable feeding  $\alpha$  with maximal fanout
24:     $c' \leftarrow$  the constant value that fixes  $\alpha$ 
25:     $\mathcal{C} \leftarrow \mathcal{C}$  where  $x_j$  is substituted with  $c'$  and then simplified
26:     $R, \vec{r} \leftarrow$  CONSTRAINTTOAFFINE( $\{j\}, c'$ )
27:   $A, \vec{a} \leftarrow$  AFFINEINTERSECT( $A, \vec{a}, R, \vec{r}$ )
28:  return FINDCONSTANTSUBSPACE( $\mathcal{C}, A, \vec{a}$ )

```

452 **Branch at step 13** corresponds to Case 2. The substitution from the proof removes at least
 453 three gates and reduces $\eta(\mathcal{C})$ by at least 1.

454 **Branch at step 21** corresponds to Case 3. The substitution from the proof either reduces μ
 455 by four or makes the circuit constant.

456 **Branch at step 30** corresponds to Case 4. The substitution from the proof either reduces μ
 457 by four or makes the circuit constant.

458 If \mathcal{C} becomes constant as in Cases 3.1 or 4.1, the next recursive call enters branch 2 and
 459 returns the intersection on which \mathcal{C} is constant described in the proof. Otherwise, $\mu(\mathcal{C})$ is
 460 reduced by 4. Notice that we can make at most $(d' - d)$ iterations before \mathcal{C} must become
 461 constant. Hence the algorithm terminates and returns an affine space on which \mathcal{C} is constant.
 462 During each iteration, CONSTRAINTTOAFFINE, reduces the dimension by at most 1, hence the
 463 returned space has dimension at least d .

464 Finally, as each subroutine runs in polynomial time and we make at most $d' - d$ iterations,
 465 FINDCONSTANTSUBSPACE runs in polynomial time. ◀

466 ——— **References** ———

- 467 1 Manuel Blum and Sampath Kannan. Designing programs that check their work. *Journal of*
468 *the ACM (JACM)*, 42(1):269–291, January 1995. doi:10.1145/200836.200880.
- 469 2 Norbert Blum. A boolean function requiring $3n$ network size. *Theor. Comput. Sci.*, 28:337–345,
470 1984. doi:10.1016/0304-3975(83)90029-4.
- 471 3 Marco Carmosino, Ngu Dang, and Tim Jackman. Simple Circuit Extensions for XOR in
472 PTIME. In Meena Mahajan, Florin Manea, Annabelle McIver, and Nguyen Kim Thang, editors,
473 *43rd International Symposium on Theoretical Aspects of Computer Science (STACS 2026)*,
474 volume 364 of *Leibniz International Proceedings in Informatics (LIPIcs)*, pages 23:1–23:20,
475 Dagstuhl, Germany, 2026. Schloss Dagstuhl – Leibniz-Zentrum für Informatik. URL: <https://drops.dagstuhl.de/entities/document/10.4230/LIPIcs.STACS.2026.23>, doi:10.4230/
476 LIPIcs.STACS.2026.23.
- 477
478 4 Lijie Chen, Ce Jin, Rahul Santhanam, and Ryan Williams. Constructive separations and their
479 consequences. *TheoretCS*, 3, 2024. URL: <https://doi.org/10.46298/theoretics.24.3>,
480 doi:10.46298/THEORETICS.24.3.
- 481 5 Evgeny Demenkov and Alexander S. Kulikov. An elementary proof of a $3n - o(n)$ lower bound
482 on the circuit complexity of affine dispersers. In Filip Murlak and Piotr Sankowski, editors,
483 *Mathematical Foundations of Computer Science 2011 - 36th International Symposium, MFCS*
484 *2011, Warsaw, Poland, August 22-26, 2011. Proceedings*, volume 6907 of *Lecture Notes in*
485 *Computer Science*, pages 256–265. Springer, 2011. doi:10.1007/978-3-642-22993-0_25.
- 486 6 Magnus Gausdal Find, Alexander Golovnev, Edward A. Hirsch, and Alexander S. Kulikov. A
487 better-than- $3n$ lower bound for the circuit complexity of an explicit function. In *2016 IEEE*
488 *57th Annual Symposium on Foundations of Computer Science (FOCS)*, pages 89–98, 2016.
489 doi:10.1109/FOCS.2016.19.
- 490 7 Alexander Golovnev, Edward A. Hirsch, Alexander Knop, and Alexander S. Kulikov. On the
491 limits of gate elimination. *J. Comput. Syst. Sci.*, 96:107–119, 2018. URL: [https://doi.org/](https://doi.org/10.1016/j.jcss.2018.04.005)
492 [10.1016/j.jcss.2018.04.005](https://doi.org/10.1016/j.jcss.2018.04.005), doi:10.1016/J.JCSS.2018.04.005.
- 493 8 Stefan Grosse and Marco Carmosino. Student-teacher constructive separations and
494 (un)provability in bounded arithmetic: Witnessing the gap. In Michal Koucký and Nikhil
495 Bansal, editors, *Proceedings of the 57th Annual ACM Symposium on Theory of Com-*
496 *puting, STOC 2025, Prague, Czechia, June 23-27, 2025*, pages 1341–1347. ACM, 2025.
497 doi:10.1145/3717823.3718216.
- 498 9 Rahul Ilango. Constant depth formula and partial function versions of MCSP are hard.
499 *SIAM J. Comput.*, 53(6):S20–317, 2024. URL: <https://doi.org/10.1137/20m1383562>, doi:
500 10.1137/20M1383562.
- 501 10 Stasys Jukna. *Boolean Function Complexity - Advances and Frontiers*, volume 27 of *Algorithms*
502 *and combinatorics*. Springer, 2012. doi:10.1007/978-3-642-24508-4.
- 503 11 Klein and Paterson. Asymptotically optimal circuit for a storage access function. *IEEE*
504 *Transactions on Computers*, 100(8):737–738, 1980.
- 505 12 Jiayu Li and Tianqi Yang. $3.1n - o(n)$ circuit lower bounds for explicit functions. In Stefano
506 Leonardi and Anupam Gupta, editors, *STOC '22: 54th Annual ACM SIGACT Symposium*
507 *on Theory of Computing, Rome, Italy, June 20 - 24, 2022*, pages 1180–1193. ACM, 2022.
508 doi:10.1145/3519935.3519976.
- 509 13 SA Lozhkin and DE Khzmalyan. The complexity of the standard multiplexer function in a
510 class of switching circuits. *Computational Mathematics and Modeling*, 32(4):478–489, 2021.
- 511 14 Moritz Müller and Ján Pich. Feasibly constructive proofs of succinct weak circuit lower bounds.
512 *Ann. Pure Appl. Log.*, 171(2), 2020. URL: <https://doi.org/10.1016/j.apal.2019.102735>,
513 doi:10.1016/J.APAL.2019.102735.
- 514 15 Wolfgang J Paul. A $2.5n$ -lower bound on the combinational complexity of boolean functions.
515 In *Proceedings of the seventh annual ACM symposium on Theory of computing*, pages 27–36,
516 1975.

- 517 **16** NP Red'kin. Proof of minimality of circuits consisting of functional elements. *Systems Theory*
518 *Research: Problemy Kibernetiki*, pages 85–103, 1973.
- 519 **17** Claus-Peter Schnorr. Zwei lineare untere schranken für die komplexität boolescher funktionen.
520 *Computing*, 13(2):155–171, 1974. doi:10.1007/BF02246615.

521 **A** An Optimal XOR Checker

522 Refuters find errors for computational models which fall *below* a threshold established from
 523 a lower bound. It is natural to ask whether one can still find errors the model *meets* the
 524 threshold but still fails to compute f . We call such an algorithm a *checker*. We show that
 525 checkers exist for XOR. It will be useful to keep in mind the following facts about XOR.

526 **Properties of (\neg) XOR.** (\neg) XOR $_n$ is fully downward self-reducible: fixing any subset of
 527 inputs leaves (\neg) XOR on the remaining variables. Second, (\neg) XOR $_n$ strongly depends on
 528 every input: flipping any single bit always flips the output. Taken together, every partial
 529 restriction of (\neg) XOR $_n$ remains non-degenerate.

530 **► Theorem 17.** *Let C be a DeMorgan circuit on n inputs with size $s = 3(n - 1)$ that **does**
 531 **not** compute (\neg) XOR $_n$. Then, an input $x \in \{0, 1\}^n$ such that $C(x) \neq (\neg)$ XOR $_n(x)$ can be
 532 found in polynomial time with respect to n .*

533 While refuters follow straightforwardly from proofs via gate elimination, Theorem 17
 534 does not. It leverages a strong structural characterization of the circuits which compute
 535 XOR. Section A.1 establishes a refuter subroutine for XOR which serves as the basis for the
 536 checker. In Section A.2, we show that we can *detect* optimal (\neg) XOR circuits due to their
 537 rigid structure. Finally, in Section A, we leverage the refuter and the detectability of XOR to
 538 obtain our checker.

539 **A.1** A Refuter for XOR

540 We begin with an XOR refuter (Algorithm 3), which our checker can both use as a subroutine,
 541 and whose procedure captures many ways in which an appropriately sized circuit can still
 542 “trivially” fail to compute XOR.

543 **► Theorem 18.** *Let C be a DeMorgan circuit on $n \geq 2$ inputs with size $s < 3(n - 1)$. We
 544 can find an input $x \in \{0, 1\}^n$ such that $C(x) \neq \text{XOR}_n(x)$ in polynomial time with respect to
 545 n .*

546 **Proof.** Let C be a DeMorgan circuit on n inputs with size $s < 3(n - 1)$ and let f be the function
 547 it computes. We will show Algorithm 3, when run on C , $I = [n]$, $b = 0$ (1 for (\neg) XOR), $\vec{a} = \vec{0}$
 548 outputs an input on which C errs in polynomial time. Termination and correctness of the
 549 algorithm follow from the fact that it follows the structure of Schnorr’s $3(n - 1)$ lower bound,
 550 modulo the proof that C actually errs on one of the inputs at each **compute** step. We recall
 551 Schnorr’s argument, structuring it so that the underlying algorithm is clear.

552 **(\neg) XOR Lower Bound from [17].** As a proof via gate elimination, the argument proceeds
 553 via induction. The base case is trivial as (\neg) XOR $_1(x) \equiv (\neg)x$ and $3(1 - 1) = 0$. Let C be a
 554 normalized circuit with $n \geq 2$ inputs.

555 **Case 1: Obvious Degeneracy.** Suppose C does not read some x_i . Then C cannot depend
 556 on x_i , and therefore does not compute XOR $_n$, which depends on all n variables.

557 **Assertion 1.** C reads every input variable at least once.

558 **Work: Capture the First Gate.** Let α be the topologically minimal binary gate in C . Be-
 559 cause C is in normal form, α reads $(\neg)x_i$ and $(\neg)x_j$ for some *distinct* $i, j \in [n]$.

560 **Case 2: Insufficient Fanout.** Without loss of generality, fix i and suppose α is the *only* costly
 561 gate reading from x_i , so the fanout of x_i is 1. If we substitute x_j to fix α and simplify, x_i
 562 becomes disconnected from C . The resulting circuit cannot compute (\neg) XOR $_{n-1}$, which
 563 still depends on x_i . Therefore C cannot compute XOR $_n$.

564 **Assertion 2.** The fanout of x_i is strictly greater than 1.

565 **Case 3: Short-Circuit at α .** Suppose α is the output gate. Without loss of generality, fix i
 566 and substitute x_j to eliminate α via a fixing rule. This trivializes the entire circuit \mathcal{C} by
 567 simplifying it to a constant. Therefore, \mathcal{C} cannot compute XOR_n as a single bit restriction
 568 of XOR_n is $(\neg)\text{XOR}_{n-1}$. This is the same contradiction obtained above.

569 **Assertion 3.** Gate α is not the output.

570 **Work: Capture a Second Gate.** Let β be a topologically minimal binary gate distinct from
 571 α that also reads x_i in \mathcal{C} . β must exist because the fanout of x_i is strictly greater than 1.

572 **Case 4: Short-Circuit at β .** Suppose β is the output gate and argue exactly as in Case 3
 573 using x_i to fix β .

574 **Assertion 4.** Gate β is not the output.

575 **Work: Capture a Third Gate.** Let γ be the topologically minimal binary gate that reads β .
 576 Fix x_i to fix β and simplify. This eliminates α, β and γ , reducing the circuit size by 3.

577 **Invoke Inductive Hypothesis.** \mathcal{C} now computes $(\neg)\text{XOR}_{n-1}$ and its size has reduced by at
 578 least three. Applying our inductive hypothesis, the original circuit had size at least
 579 $3 + \sigma((\neg)\text{XOR}_{n-1}) = 3 + 3((n-1) - 1) = 3n - 3 = 3(n-1)$. ◀

580 We now argue that the algorithm outputs an error. Each recursive call of the algorithm
 581 corresponds to the inductive step for $|I| = k \leq n$. In the base case, when $k = 2$ and $\sigma(\mathcal{C}) < 3$,
 582 the algorithm in steps 2 - 6 brute forces over all four possible assignments and returns one
 583 on which it errs by construction. We proceed via induction; fix $k > 2$ to be the size of I in
 584 our input and presume XOR-REFUTER correctly outputs on all inputs where $|I| = k - 1$.
 585 The algorithm does not enter the branch at step 2 as $|I| = k > 2$. Subsequent branches
 586 correspond to the Cases identified in Schnorr's proof. If we do not enter these branches then
 587 the corresponding Assertions of Schnorr's proof hold for \mathcal{C} . Hence any gates and variables
 588 bound in the interleaving steps exist.

589 **Branch at step 7** corresponds to Case 1 of Schnorr's proof. \mathcal{C} does not depend on x_i but
 590 $\text{XOR}_I(\cdot) \oplus c$ does. In step 9, \mathcal{C} evaluates the same on both inputs but $\text{XOR}_I(\cdot) \oplus c$ does
 591 not. The algorithm returns whichever is incorrect.

592 **Branch at step 13** corresponds to Case 2 and 3. Setting x_q to fix α in \mathcal{C} either disconnecting
 593 x_p or makes the circuit constant. \mathcal{C} evaluates the same on both inputs unlike $\text{XOR}_I(\cdot) \oplus c$.

594 **Branch at step 19** corresponds to Case 4. Setting x_p as described leaves \mathcal{C} to be a constant,
 595 but $\text{XOR}_I(\cdot) \oplus c$ does not become constant. In this and the previous branches, the only
 596 indices of \vec{a} that are changed are in I , and hence the condition that the error agrees with
 597 the original \vec{a}_i on all non- I inputs is met.

598 Otherwise, the algorithm in steps 25 - 28 follows the final Work and Inductive Hypothesis
 599 step of the proof. As Assertions 1-4 hold for \mathcal{C} , setting x_p to fix β eliminates at least three
 600 gates, and the resulting circuit is now too small to compute the appropriate parity of the
 601 $k - 1$ bits indexed by $I \setminus \{p\}$. Therefore the recursive call returns an input on which the
 602 simplified circuit errs that is consistent with \vec{a}_p (and all \vec{a}_i where $i \notin I$). Hence \mathcal{C} also errs
 603 on this input as desired and this error is consistent with \vec{a} on all non- I indices. Algorithm 3
 604 is therefore correct.

605 Each iteration can clearly be computed in polynomial time, as $\sigma(\mathcal{C}) < 3(n-1)$ and the
 606 normalization of \mathcal{C} ensure that evaluating, substituting, and simplifying can all be done in
 607 polynomial time. ◀

■ **Algorithm 3** Refuter for circuits purportedly computing $(\neg)\text{XOR}_n$ with fewer than $3(n-1)$ gates

Input: \mathcal{C} is a normalized circuit, $I \subseteq [n]$, $c \in \{0, 1\}$, $\vec{a} \in \mathbb{F}_2^n$, such that $\sigma(\mathcal{C}) < 3(|I| - 1)$ and \mathcal{C} only reads variables in I

Output: $\vec{w} \in \mathbb{F}_2^n$ such that $\mathcal{C}(\vec{w}) \neq \text{XOR}_I(\vec{w}) \oplus c$ and $\vec{w}_i = \vec{a}_i$ for all $i \notin I$

```

1: procedure XOR-REFUTER( $\mathcal{C}, I, c, \vec{a}$ )
2:   if  $|I| = 2$  then
3:      $\triangleright$  Base Case: only 4 assignments possible and  $\mathcal{C}$  must err on one
4:      $i, j \leftarrow$  elements of  $I$ 
5:     compute  $\mathcal{C}$  on  $\vec{a}, \vec{a} + \vec{e}_i, \vec{a} + \vec{e}_j, \vec{a} + \vec{e}_i + \vec{e}_j$ 
6:     return an input on which  $\mathcal{C} \neq \text{XOR}_I$ 
7:   if  $\mathcal{C}$  does not read  $x_i$  for some  $i \in I$  then
8:      $\triangleright$  Case 1:  $\mathcal{C}$  is degenerate with respect to  $x_i$  but  $\text{XOR}_I$  is not
9:     compute  $\mathcal{C}$  on  $\vec{a}$  and  $\vec{a} + \vec{e}_i$ 
10:    return whichever input  $\mathcal{C}$  does not agree with  $\text{XOR}_I(\cdot) \oplus c$  on
11:   $\alpha \leftarrow$  topological minimal binary gate in  $\mathcal{C}$ 
12:   $p, q \leftarrow$  indices of  $I$  such that  $\alpha$  reads  $(\neg)x_p$  and  $(\neg)x_q$ 
13:  if  $\text{FANOUT}(x_p) = 1$  or  $(\neg)\alpha$  is the output then
14:     $\vec{a}_q \leftarrow$  constant whose substitution for  $x_q$  fixes  $\alpha$ 
15:     $\triangleright$  Case 2 and 3:  $\mathcal{C}|_{x_q \leftarrow \vec{a}_q}$  no longer depends on  $x_p$  but  $\text{XOR}_{I \setminus \{q\}}$  does
16:    compute  $\mathcal{C}$  on  $\vec{a}$  and  $\vec{a} + \vec{e}_p$ 
17:    return whichever input  $\mathcal{C}$  does not agree with  $\text{XOR}_I(\cdot) \oplus c$  on
18:   $\beta \leftarrow$  topological minimal binary gate reading  $(\neg)x_p$  distinct from  $\alpha$ 
19:  if  $(\neg)\beta$  is the output gate of  $\mathcal{C}$  then
20:     $\vec{a}_p \leftarrow$  constant whose substitution for  $x_p$  fixes  $\beta$ 
21:     $\triangleright$  Case 4:  $\mathcal{C}|_{x_p \leftarrow \vec{a}_p}$  is constant but  $\text{XOR}_{I \setminus \{p\}}$  is not
22:    compute  $\mathcal{C}$  on  $\vec{a}$  and  $\vec{a} + \vec{e}_p$ 
23:    return whichever input  $\mathcal{C}$  does not agree with  $\text{XOR}_I(\cdot) \oplus c$  on
24:   $\triangleright$  We can eliminate at least three gates and recurse
25:   $\gamma \leftarrow$  topologically minimal binary gate reading  $(\neg)\beta$ 
26:   $\vec{a}_p \leftarrow$  constant whose substitution for  $x_p$  fixes  $\beta$ 
27:   $\mathcal{C} \leftarrow$   $\mathcal{C}$  with  $\vec{x}_p$  substituted for  $x_p$  and then simplified
28:  return XOR-REFUTER( $\mathcal{C}, I \setminus \{p\}, b \oplus \vec{a}_p, \vec{a}$ )

```

A.2 Optimal XOR Circuits Are Detectable

Algorithm 4, the XOR checker, initially proceeds in the same way as the refuter. However, when it finds a substitution that eliminates at least three gates, it is possible that the restricted circuit *does* compute the appropriate XOR of the remaining inputs, and \mathcal{C} when the input is restricted with the opposite bit. To circumvent this, the checker will need to be able to detect whether the resulting circuit is now correct. We show this can be done in polynomial time.

► **Lemma 19.** *Let \mathcal{C} be a normalized DeMorgan circuit on n variables of size $3(n - 1)$. Determining whether \mathcal{C} computes (1) XOR_n , (2) $\neg\text{XOR}_n$, or (3) neither can be computed in polynomial time with respect to n .*

Computing the truth table in exponential in n . Improving over naive brute force is possible because the structure of optimal circuits computing XOR in the DeMorgan basis (when \neg gates do not contribute to circuit size) has been characterized exactly [3].

► **Theorem 20** (from [3]). *When \neg gates do not contribute to circuit size, optimal $(\neg)\text{XOR}$ circuits in the DeMorgan basis are trees of $n - 1$ $(\neg)\text{XOR}_2$ widgets.*

We can therefore partition \mathcal{C} into $(\neg)\text{XOR}_2$ widgets. If this is impossible than \mathcal{C} does not compute $(\neg)\text{XOR}_n$. To prevent false positives, we need the following claim which is the converse of Theorem 20.

► **Lemma 21.** *Let \mathcal{C} be a circuit of size $3(n - 1)$ and let $f : \{0, 1\}^n \rightarrow \{0, 1\}$ be the Boolean function it computes. If \mathcal{C} can be partitioned into $(\neg)\text{XOR}_2$ widgets then $f \equiv (\neg)\text{XOR}_n$.*

Proof. This follows via strong induction and verifying that taking $(\neg)\text{XOR}_2$ of two circuits computing $(\neg)\text{XOR}$ on distinct subsets of variables computes $(\neg)\text{XOR}$ of their union. ◀

The characterization and the lack of false positives together yields the lemma.

Proof. Proof of Lemma 19 To determine whether \mathcal{C} computes XOR_n (or $\neg\text{XOR}_n$), partition the circuit into $n - 1$ blocks, each of size 3, as described in the proof of Theorem 20. As there are a finite number of normalized optimal $(\neg)\text{XOR}_2$ blocks, we simply hardcode a list of them in our algorithm to ensure that each block is an $(\neg)\text{XOR}_2$ widget. If any block does not compute $(\neg)\text{XOR}_2$ then we **reject**. Lastly, we determine whether \mathcal{C} computes XOR_n or $\neg\text{XOR}_n$ we can evaluate \mathcal{C} on the all zero input: if it evaluates to 0 then \mathcal{C} computes XOR_n rather than $\neg\text{XOR}_n$. Since \mathcal{C} is normalized each of the above steps runs in polynomial time with respect to n . ◀

A.3 An XOR Checker

We now show Theorem 17 by giving an efficient procedure (Algorithm 4) that leverages the refuter (Algorithm 3) and the detectability of XOR.

Proof of Theorem 17. Let \mathcal{C} be a DeMorgan circuit on n inputs of size $3(n - 1)$ which does not compute XOR_n . We will argue that XOR-CHECKER, Algorithm 4, outputs an input on which \mathcal{C} fails to compute XOR_n in polynomial time when run with $I = [n]$, $\vec{a} = \vec{0}$.

XOR-CHECKER proceeds as the XOR-REFUTER up to line 23. In the base case, $n = 2$, the algorithm brute forces over all four possible inputs and \mathcal{C} must err on at least one of them else it computes XOR_2 . We proceed via induction; fix $k > 2$ to be the size of I and presume that XOR-CHECKER is correct on any inputs where $|I| = k - 1$.

■ **Algorithm 4** Checker for circuits purportedly computing $(\neg)\text{XOR}_n$

Input: \mathcal{C} is a normalized circuit, $I \subseteq [n]$, $c \in \{0, 1\}$, $\vec{a} \in \mathbb{F}_2^n$, such that $\sigma(\mathcal{C}) = 3(|I| - 1)$ and \mathcal{C} only reads variables in I and \mathcal{C} does not compute $\text{XOR}_I \oplus c$

Output: $\vec{w} \in \mathbb{F}_2^n$ such that $\mathcal{C}(\vec{w}) \neq \text{XOR}_I(\vec{w}) \oplus c$ and $\vec{w}_i = \vec{a}_i$ for all $i \notin I$

```


1: procedure XOR-CHECKER( $\mathcal{C}, I, c, \vec{a}$ )
2:   Run lines 2 - 23 of XOR-REFUTER
24:  ▷ We can eliminate at least three gates and try to recurse
25:   $\gamma \leftarrow$  topologically minimal binary gate reading  $(\neg)\beta$ 
26:   $\vec{a}_p \leftarrow$  constant whose substitution for  $x_p$  fixes  $\beta$ 
27:   $\mathcal{C}' \leftarrow \mathcal{C}$  with  $\vec{a}_p$  substituted for  $x_p$  and then simplified
28:  if  $|\mathcal{C}'| < |\mathcal{C}| - 3$  then
29:    ▷  $\mathcal{C}'_{x_p \leftarrow \vec{a}_p}$  is too small to compute  $(\neg)\text{XOR}_{I \setminus \{p\}}$ 
30:    return XOR-REFUTER( $\mathcal{C}', I \setminus \{p\}, c \oplus \vec{a}_p, \vec{a}$ )
31:  else if  $\mathcal{C}'$  does not compute  $\text{XOR}_{I \setminus \{p\}}(\cdot) \oplus (c \oplus \vec{a}_p)$  then
32:    return XOR-CHECKER( $\mathcal{C}', I \setminus \{p\} \oplus \vec{a}_p, \vec{a}$ )
33:  ▷  $\mathcal{C}'_{x_p \leftarrow \vec{a}_p}$  does compute  $\text{XOR}_{I \setminus \{p\}}(\cdot) \oplus (c \oplus \vec{a}_p)$ ; must flip  $\vec{a}_p$  to find error
34:   $\vec{a}_p \leftarrow 1 + \vec{a}_p$ 
35:  if  $\alpha$  only feeds  $\beta$  as in Figure 2 then
36:     $\tilde{\mathcal{C}} \leftarrow \mathcal{C}$  with  $\alpha$  removed and  $\beta$  replaced by an optimal circuit computing the same
    function as  $\beta$ 
37:    ▷  $\tilde{\mathcal{C}}$  computes the same function as  $\mathcal{C}$  but  $\sigma(\tilde{\mathcal{C}}) < 3(|I| - 1)$ 
38:    return XOR-REFUTER( $\tilde{\mathcal{C}}, I, b, \vec{a}$ )
39:  ▷  $x_p \leftarrow 1 + \vec{a}_p$  also eliminates at least three gates
40:   $\mathcal{C} \leftarrow \mathcal{C}$  with  $x_p$  substituted by  $\vec{a}_p$  and simplified
41:  return XOR-CHECKER( $\mathcal{C}, I \setminus \{p\}, c \oplus \vec{a}_p, \vec{a}$ )

```

649 If the algorithm branches before line 24, then \mathcal{C} must err as in the proof of correctness
650 for XOR-REFUTER. Otherwise, Assertions 1 - 4 of Schnorr's proof hold for \mathcal{C} and setting x_p
651 to fix β will eliminate at least three gates. However, unlike in XOR-REFUTER, we cannot
652 recurse immediately unless more than three gates have been removed (as in step 28). It is
653 possible that the circuit after simplifying, \mathcal{C}' , correctly computes $(\neg)\text{XOR}_{n-1}$; \mathcal{C} might only
654 err when x_p is set the other way.

655 At step 31 XOR-CHECKER, checks whether this is the case and if it is not then it can
656 recurse. Since \mathcal{C}' does not compute the appropriate parity on $I \setminus \{p\}$, the returned value is
657 also incorrect for \mathcal{C} . If the algorithm does not return, then XOR-CHECKER must restrict x_p
658 in the opposite way from Schnorr to find an error. However, this eliminates β via a *passing*
659 rule and does not guarantee γ is removed.

660 If \mathcal{C} is structured as in Figure 2 (negations are omitted) it is possible for only two gates
661 to be removed (e.g. if β and α are both removed via a passing rule). We can however instead
662 argue that \mathcal{C} is non-optimal and reduce its circuit size. Notice the subcircuit rooted at β
663 computes a binary Boolean function of x_p and x_q using two costly gates. This circuit is too
664 small to compute $(\neg)\text{XOR}_2$, and thus must compute a function in \mathbf{U}_2 . However, all such
665 functions can be computed using at most one binary gate in the DeMorgan basis. Therefore
666 XOR-CHECKER can use brute force to determine which function β computes, replace β
667 with an optimal circuit for that function, and remove α . This yields a circuit of size strictly
668 less than $3(k - 1)$, and the algorithm can call XOR-REFUTER to find an input it (and by
669 extension \mathcal{C}) err on.



■ **Figure 2** The local structure around x_p where $x_p \leftarrow 1 - \vec{a}_p$ might only eliminate two gates.

670 Otherwise restricting x_p the opposite way is also guaranteed to remove at least three
 671 binary gates. Furthermore, the resulting circuit does not compute the appropriate parity of
 672 the inputs indexed by $I \setminus \{p\}$ and hence XOR-REFUTER returns an input, consistent with \vec{a}
 673 on p and non- I indices, on which the simplified circuit, and by extension \mathcal{C} err.

674 As detecting optimal XOR_n circuits can be done in polynomial time and XOR-REFUTER
 675 is a polynomial time refuter, Algorithm 4 also runs in polynomial time. ◀

676 **B Subroutines for Affine Refuter**

677 In this section we define Algorithms 5 – 8 used by Algorithm 2. For completeness, we show
 678 that these algorithms are correct and run in polynomial time.

679 **ParitySupport**

■ **Algorithm 5** Identifies the affine function by a circuit of fanout 1 \oplus -type gates

Input: C , a normalized circuit of fanout 1 \oplus -type gates

Output: I, c such that C computes $\bigoplus_{i \in I} x_i \oplus c$

```

1: procedure PARITYSUPPORT( $C$ )
2:    $I \leftarrow \emptyset$ 
3:   for  $i \in [n]$  do
4:     if FANOUT( $x_i$ ) is odd then
5:       add  $i$  to  $I$ 
6:   return  $I, C(\vec{0})$ 
    
```

680 **Proof.** Let \mathcal{C} be a normalized circuit whose only gates (if any) are fanout 1 \oplus -type gates.
 681 Then \mathcal{C} computes the formula where \oplus is the operator and the inputs are variables and
 682 constants. As \oplus commutes, it is easy to see that every variable which appears in the formula
 683 an even number of times is canceled out. Thus \mathcal{C} computes $\bigoplus_{i \in I} x_i \oplus c$ for some $c \in \{0, 1\}$.
 684 Furthermore, $\mathcal{C}, \mathcal{C}(\vec{0}) = \bigoplus_{i \in I} 0 \oplus c = c$ as desired. Checking the fanout of each x_i and
 685 evaluating \mathcal{C} on one input can be done in quadratic time with respect to $|\mathcal{C}|$. ◀

686 **AffineIntersect**

687 **Proof.** Let $U \in \mathbb{F}_2^{n \times d'}$, $\vec{u} \in \mathbb{F}_2^n$, $V \in \mathbb{F}_2^{n \times (n-1)}$, and $\vec{v} \in \mathbb{F}_2^n$ where U and V are full column
 688 rank and $\{Ux + \vec{u} \cap \{Vy + \vec{v}\} \neq \emptyset$. We first argue that steps 2 and 3 can be computed.

■ **Algorithm 6** Computes the description for an affine space and linear restriction

Input: $U \in \mathbb{F}_2^{n \times d'}$, $\vec{u} \in \mathbb{F}_2^n$, $V \in \mathbb{F}_2^{n \times (n-1)}$, and $\vec{v} \in \mathbb{F}_2^n$ where U and V are full column rank and $\{U\vec{x} + \vec{u}\} \cap \{V\vec{y} + \vec{v}\} \neq \emptyset$

Output: W, \vec{w} such that $W \in \mathbb{F}_2^{n \times \delta}$ for $\delta \in \{d' - 1, d'\}$ is full column rank and $\{W\vec{z} + \vec{w}\} = \{U\vec{x} + \vec{u}\} \cap \{V\vec{y} + \vec{v}\}$

- 1: **procedure** AFFINEINTERSECT(U, \vec{u}, V, \vec{v})
- 2: $\begin{pmatrix} \vec{x}_0 \\ \vec{y}_0 \end{pmatrix} \leftarrow$ a solution to $[U \mid V] \begin{pmatrix} \vec{x} \\ \vec{y} \end{pmatrix} = \vec{u} + \vec{v}$
- 3: $\begin{pmatrix} \vec{x}_1 \\ \vec{y}_1 \end{pmatrix}, \dots, \begin{pmatrix} \vec{x}_\delta \\ \vec{y}_\delta \end{pmatrix} \leftarrow$ a basis for $\ker([U \mid V])$
- 4: $X \leftarrow$ a $D \times \delta$ matrix whose δ columns are $x_1, x_2, \dots, x_\delta$
- 5: **return** $UX, U\vec{x}_0 + \vec{u}$

689 As the intersection is not empty, there exists some \vec{x}', \vec{y}' such that $U\vec{x}' + \vec{u} = V\vec{y}' + \vec{v}$.
 690 Rearranging yields that $U\vec{x}' + V\vec{y}' = \vec{u} + \vec{v}$. We rewrite this using block matrices to get
 691 $[U \mid V] \begin{pmatrix} \vec{x}' \\ \vec{y}' \end{pmatrix} = \vec{u} + \vec{v}$. Since there is a solution to this system, we can perform Gaussian
 692 elimination to find one. Furthermore, Gaussian elimination can also be used in step 3 to find
 693 a basis for $\ker([U \mid V])$.

694 We show that δ is either d' or $d' - 1$. Let δ be $\dim(\ker([U \mid V]))$ and observe that
 695 $\dim(\ker([U \mid V])) = \dim(\text{im}(U) \cap \text{im}(V)) = \dim(U) + \dim(V) - \dim(\text{im}(U) \cup \text{im}(V))$. As
 696 $\dim(U) = d'$, $\dim(V) = n - 1$ and $\dim(\text{im}(V)) \leq \dim(\text{im}(U) \cup \text{im}(V)) \leq \dim(\mathbb{F}_2^n) = n$, we
 697 conclude that δ is either d' or $d' - 1$.

698 We verify that $W = UX$ and $\vec{w} = U\vec{x}_0 + \vec{u}$ define the intersection of the two affine
 699 spaces. Fix $\hat{z} \in \mathbb{F}_2^\delta$ and consider $W\hat{z} + \vec{w}$. Unwrapping definitions, we have $W\hat{z} + \vec{w} =$
 700 $UX\hat{z} + U\vec{x}_0 + \vec{u} = U(X\hat{z} + \vec{x}_0) + \vec{u}$ and thus by definition it is in $\{U\vec{x} + \vec{u}\}$. To show
 701 $W\hat{z} + \vec{w} \in \{V\vec{y} + \vec{v}\}$, we must first rewrite X .

702 Let K be the matrix whose columns are the computed basis for $\ker([A \mid B])$. Then
 703 $X = [\mathbf{I}_\delta \mid \mathbf{0}_{n-1}]K$ where \mathbf{I}_δ is the $\delta \times \delta$ identity matrix and $\mathbf{0}_{n-1}$ is the $(n - 1) \times (n - 1)$ zero
 704 matrix. We also rewrite $[U \mid V] = U[\mathbf{I}_\delta \mid \mathbf{0}_{n-1}] + V[\mathbf{0}_\delta \mid \mathbf{I}_{n-1}]$. As $[U \mid V]Kv = \vec{0}$ for any v ,
 705 we have $U[\mathbf{I}_\delta \mid \mathbf{0}_{n-1}]K\vec{z} = V[\mathbf{0}_\delta \mid \mathbf{I}_{n-1}]K\vec{z}$. Furthermore, $U\vec{x}_0 + \vec{u} = V\vec{y}_0 + \vec{v}$ since $\begin{pmatrix} \vec{x}_0 \\ \vec{y}_0 \end{pmatrix}$ as
 706 a solution. Hence,

$$\begin{aligned}
 707 \quad W\vec{z} + \vec{w} &= UX\vec{z} + U\vec{x}_0 + \vec{u} \\
 708 \quad &= U[\mathbf{I}_\delta \mid \mathbf{0}_{n-1}]K\vec{z} + U\vec{x}_0 + \vec{u} \\
 709 \quad &= V[\mathbf{0}_\delta \mid \mathbf{I}_{n-1}]K\vec{z} + V\vec{y}_0 + \vec{v} \\
 710 \quad &= V([\mathbf{0}_\delta \mid \mathbf{I}_{n-1}]K\vec{z} + \vec{y}_0) + \vec{v}
 \end{aligned}$$

711

We now show that every element in the intersection is also in $\{W\vec{z} + \vec{w}\}$. Let \vec{u} be
 an element of the intersection: $u = U\vec{x} + \vec{u} = V\vec{y} + \vec{v}$ for some \vec{x}, \vec{y} . Rearranging yields
 $U\vec{x} + V\vec{y} = \vec{u} + \vec{v}$ and therefore $[U \mid V] \begin{pmatrix} \vec{x} \\ \vec{y} \end{pmatrix} = \vec{u} + \vec{v}$. As $\begin{pmatrix} \vec{x} \\ \vec{y} \end{pmatrix}$ is a solution to the system, we
 can write that $\begin{pmatrix} \vec{x} \\ \vec{y} \end{pmatrix} = \begin{pmatrix} \vec{x}' \\ \vec{y}' \end{pmatrix} + \begin{pmatrix} \vec{x}_0 \\ \vec{y}_0 \end{pmatrix}$ for some $\begin{pmatrix} \vec{x}' \\ \vec{y}' \end{pmatrix} \in \ker([U \mid V])$. Therefore $\begin{pmatrix} \vec{x}' \\ \vec{y}' \end{pmatrix} = K\vec{z}'$

for some $\vec{z}' \in \mathbb{F}_2^\delta$. Therefore:

$$u = U\vec{x} + \vec{u} = U[\mathbf{I}_\delta \mid \mathbf{0}_{n-1}] \left(K\vec{z}' + \begin{pmatrix} \vec{w}_0 \\ \vec{z}_0 \end{pmatrix} \right) + \vec{u} = UX\vec{z}' + U\vec{w}_0 + \vec{u} = W\vec{z}' + \vec{w}.$$

712 Therefore the algorithm correctly outputs the direction matrix and offset for the intersec-
713 tion of the given affine subspaces. As Gaussian elimination is efficient, the overall algorithm
714 runs in polynomial time with respect to n as desired. ◀

715 ConstraintToAffine

■ **Algorithm 7** Computes the affine space corresponding to a parity constraint

Input: $I \subseteq [n], c \in \{0, 1\}$ such that $I \neq \emptyset$

Output: B, \vec{v} such $B \in \mathbb{F}_2^{n \times (n-1)}, b \in \mathbb{F}_2^n$ and $\{B\vec{z} + b\} = \{\vec{x} \in \mathbb{F}_2^n \mid \bigoplus_{i \in I} x_i = c\}$

```

1: procedure CONSTRAINTTOAFFINE( $I, c$ )
2:    $\vec{z}_0 \leftarrow$  a solution to  $\mathbb{1}_I \vec{z} = c$ 
3:    $\vec{z}^1, \vec{z}^2, \dots, \vec{z}^{n-1} \leftarrow$  a basis for  $\ker(\mathbb{1}_I)$ 
4:    $Z \leftarrow$  the  $n \times (n-1)$  matrix whose columns are  $\vec{z}^1, \vec{z}^2, \dots, \vec{z}^{n-1}$ 
5:   return  $Z, \vec{z}_0$ 

```

716 **Proof.** The algorithm is well-defined. As $I \neq \emptyset$, there is a solution to $\mathbb{1}_I(\vec{z}) = c$. The
717 algorithm can solve the system and find a solution and find a basis for the kernel. As the
718 rank of $\mathbb{1}_I$ is 1, the basis has dimension $n-1$ by the rank-nullity theorem. Correctness
719 follows immediately: $\bigoplus_{i \in I} x_i = c$ is a linear equation over \mathbb{F}_2 and its solution set is exactly
720 the affine space $\vec{z}_0 + \ker(\mathbb{1}_I)$.

721 As Gaussian elimination is efficient and can be used to implement sets 2 and 3, the
722 algorithm runs in polynomial time with respect to n . ◀

723 FindSubstitution

■ **Algorithm 8** Computes a substitution which makes \mathcal{C} output constant b

Input: \mathcal{C} a normalized non-constant circuit of fan-out 1 \oplus gates, $b \in \{0, 1\}$

Output: \mathcal{S}, j such that $\mathcal{S} \equiv \bigoplus_{i \in I} x_i \oplus c_0$ for some I where substituting x_j in \mathcal{C} for \mathcal{S} makes
 \mathcal{C} output constant b

```

1: procedure FINDSUBSTITUTION( $\mathcal{C}, b$ )
2:    $(I, c) \leftarrow$  PARITYSUPPORT( $\mathcal{C}$ )
3:    $j \leftarrow$  any element of  $I$ 
4:    $\mathcal{S} \leftarrow \bigoplus_{i \in I \setminus \{j\}} x_i \oplus (c \oplus b)$  as a circuit
5:   return  $\mathcal{S}, j$ 

```

724 **Proof.** The algorithm is correct. As \mathcal{C} is non-constant and PARITYSUPPORT is correct, \mathcal{C}
725 computes $\bigoplus_{i \in I} x_i \oplus c$ and $I \neq \emptyset$. Substituting $x_j \leftarrow \mathcal{S}$ in \mathcal{C} means that \mathcal{C} computes
726 $\bigoplus_{i \in I \setminus \{j\}} x_i \oplus \left(\bigoplus_{i \in I \setminus \{j\}} x_i \oplus (c \oplus b) \right) \oplus c = b$ as desired. As PARITYSUPPORT runs in
727 polynomial time, and $|\mathcal{S}| = O(|\mathcal{C}|)$, the algorithm runs in polynomial time. ◀